Abstract-In this paper an alternative method for characterizing and modelling the EMI susceptibility in integrated circuits at frequencies above 1 GHz is presented. The PCB layout design is focused on the optimization of the impedance mismatch losses on the radio frequency interference injection path. The PCB has been tested with several commercial operational amplifiers and the methodology is validated through both electrical transmission line simulations and electromagnetic cosimulations.
INTRODUCTION
Over recent years, due to the increasing demand for multifunctional, multi-band wireless operation electronic devices, a significant expansion in terms of the frequency range of transceivers has been produced. This fact has created a severe and complex electromagnetic (EM) pollution environment. Therefore, the immunity to Electromagnetic Interferences (EMI) has become a more important constraint for integrated circuit designers. In fact, current EMC roadmaps include frequency increasing as one of the major constraints in the evolution of the immunity of integrated circuits (ICs), due to technology trend toward higher operation bandwidths provoked by customer pressure [1] . Nowadays, the most mature IC susceptibility measurement method concerning radio frequency interference (RFI) corresponds to the IEC 62132-4 Direct RF Power Injection [2] . This standard method is defined in the frequency range 150 kHz-1 GHz. However, modern communication systems operation frequencies exceed the 1 GHz limit. Recently, several works have been focused on the frequency range expansion for DPI testing above 1 GHz [3] [4] . On the other hand, many works have been devoted to the study of the susceptibility of analog ICs (the most sensitive circuits to RFI) and, particularly, the Operational Amplifiers (OpAmps) [5] [6] [7] [8] , since they are found in a wide range of circuits where they are used to amplify and condition signals. Although, most of the proposed setups consider EMI frequencies above 1 GHz, the distributed effects of transmission lines are not deeply addressed. In this paper an alternative susceptibility characterization and modelling method for ICs is proposed in order to take into account high frequency effects and minimize their impact, such as impedance mismatches, ohmic and dielectric losses etc.
The paper is organized as follows: in Section II the proposed PCB test and measurement setup are presented. In Section III the transmission line model of the PCB as well as electrical simulation schematics and electromagnetic cosimulation layouts are provided. In Section IV the main experimental results are discussed and compared with both electrical model and electromagnetic simulations. Finally, in Section V some conclusions are summarized. Fig. 1 shows the experimental PCB as well as the designed layout. The board (with overall dimensions 8x8 cm 2 ) is performed by means of a symmetrical layout based on 8-pin microstrip traces with characteristic impedance. Z 0 =50 Ω, and the same electrical length in order to present identical behavior for all injection ports. In order to investigate the RFI immunity level of several commercial OpAmps, a follower topology has been selected, as a worst EMI case [5] . Moreover, all the devices under test (DUT) are mounted on a DIP-8 package in combination with an 8 pin dual in line IC socket (808-AG11D-ESL-LF). The aim of this configuration is to have a worst case in terms of mismatching impedance and parasitic effects at high frequencies in order to test the injection effectiveness of the PCB. The prototype has been fabricated on the Rogers RO3010 substrate (dielectric constant ε r =10.2, thickness h=1.27 mm, tanδ =0.0023), with high performance up to 10 GHz. Fig.2a illustrates the experimental setup. It consists of a RF signal generator (providing the RFI disturbance up to 3.2 GHz) directly connected to a directional coupler in order to measure the actual level of power injected into the DUT. Since the RF signal injection is applied at the noninverting input of the OpAmp (with no significant DC component) and no RF amplifier is used, it is optional to use a bias tee as a DC block. In case of RFI injection at a bias pin, the bias tee becomes mandatory in order to prevent DC supply from getting RF power. Fig. 2b details the RF input signal path by taking into account all the impedance transmission line stages. The injection RFI signal will inevitably experience multiple impedance mismatches and reflections along this path, unless a good matching is performed in all intermediate stages. The objective of the test PCB is to preserve an excellent 50 Ω injection path in all the system. In this case, the reflected power corresponds only to the mismatch due to the difference between the characteristic impedance of the traces, Z 0 , and the input impedance of the pin j of the IC, Z DUTj . Moreover, the rest of second order effects such as the frequency response of the directional coupler, ohmic losses, etc., have been de-embedded in order to obtain the actual value of injected power into Z DUTj .
II. TEST PCB AND EXPERIMENTAL SETUP

A. Test printed circuit board and layout criteria
B. Experimental setup
C. Experimental methodology
From the experimental return losses at the injection j-th SMA connector, S jj , measured by means of a vector network analyzer, it is possible to calculate the experimental input impedance Z inj . In fact, for a one-port network, S jj , is given by [9] :
In that case, by solving (1) for Z inj , we obtain:
By considering the RFI injection path as a lossless transmission line at Z 0 (a good approximation in case of all the intermediate stages, depicted in Fig. 2b , matched at Z 0 ), the equivalent transmission line impedance equation is given as follows:
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where β, corresponds to the phase constant and l is the length of the transmission lines (l=29 mm for the designed PCB). From measured S jj and (3), we can determine Z DUTj according to:
where:
being λ and f the wavelength and frequency of the propagated RFI signal and c the vacuum velocity of light.
Fig. 3 depicts the methodology followed in both the measurements and simulations in order to determine Z DUTi , and therefore, the actual degree of mismatching. The procedure is based on the application of the RFI injection port (identified as port 1) at the SMA connector corresponding to the PCB trace loaded with the noninverting input of the OpAmp (Z DUT ). Then, by measuring S 11 and by applying equations (2-5), experimental Z DUT is obtained. The immunity setup is used to measure the offset voltage level at the output of the OpAmp in order to evaluate the susceptibility impact of the RFI in terms of power level and frequency. In this sense, the effectiveness of the matching in all the intermediate stages of Fig. 2b is critical in order to avoid any reflection (toward the source) in the PCB except in the case of the input IC stage (intrinsic mismatching). If so, the lack of an RF amplifier in the experimental setup would be justified.
III. MODELLING AND SIMULATION
A. Simulation methodology
The simulation methodology is based in the obtained results from electromagnetic simulation of the PCB with the aim to perform an accurate electrical model of the transmission lines involved in the test PCB. First of all, the overall PCB layout without the IC (Fig. 1b) is electromagnetically simulated by means of the Agilent Momentum commercial software based on the well-known method of moments. An S-parameter simulation is performed by considering all ports (including SMA connectors and inputs of the IC footprint) terminated at Fig . 5 illustrates the cosimulation setup for the noninverting input of the OpAmp. In this case, the PCB is electromagnetically simulated in combination with the electrical model of the injection port and the experimental Zparameters obtained experimentally for Z DUTj . In the next Section, both electrical and cosimulation results are compared with measurement data.
IV. RESULTS AND DISCUSSION
Figs. 6 and 7 include the comparison of insertion and return losses between the electrical and the electromagnetic simulations corresponding to the noninverting input injection path of the PCB terminated with 50 Ω. As can be observed, a good degree of matching is achieved in the PCB design for the infection frequency range (10 MHz-3 GHz) with return losses lower than -20 dB. Therefore, the main source of mismatch will be only due the IC, as it is desired. In order to test the setup and the degree of immunity, two commercial OpAmps with different technologies have been measured, a LM741 based on bipolar transistors and TL081 based on JFET technology. After including the OpAmps, the experimental S 11 is determined as shown in Fig. 8 . It is observed the usual behavior at low frequencies where a high reflection level is produced due to the high impedance of the OpAmp. At f>100 MHz, distributed effects arise and S 11 presents the corresponding behavior depending on the frequency. Obviously, a degradation of the matching is measured due to Z DUTj . Nevertheless, S 11 levels lower than 10 dB can be achieved in some frequencies ranges above 1 GHz.
By using equations (2-4) we can determine experimental input impedance of the DUT as shown in Fig. 9. Figs. 10 and 11 show the comparison between the measured input impedance Z in and simulated results by means of the electrical model and the electromagnetic cosimulation setup explained in the 978-1-4673-0717-8/12/$31.00 ©2012 IEEE previous Section. A good degree of accuracy is achieved between both simulations and experimental data. Since the lumped model is obtained from the electromagnetic simulations, an excellent accuracy between both simulation results is achieved. Therefore, the level of accuracy between simulations and experimental is achieved thanks to the good performance of the electromagnetic simulations. These results validate the modeling and simulation process with regard to the proposed experimental setup. In order to test the proposed experimental setup, the offset voltage level of both OpAmps has been measured at the output pin of the corresponding ICs.
Figs. 12 and 13 depict the frequency impact of the offset by injecting several levels of RFI power at room temperature. It is observed that high levels of voltage offset are reached. For instance, for the LM741 an offset level higher than 100 mV is achieved for a 0 dBm RFI power. According to measured conventional offset level (measured value is 1.2 mV), a susceptibility impact of the EMI case higher than 2 order of Fig. 9 . Experimental ZDUT of both tested OpAmps. 978-1-4673-0717-8/12/$31.00 ©2012 IEEE magnitude is observed. In the case of the TL081 OpAmp, similar results are obtained. In fact, the free EMI case offset corresponds to 0.8 mV whereas a maximum value for a 10 dBm RFI power imply an offset in the order of 100 mV. In all cases, the losses and mismatching have been de-embedded in the experimental setup. Therefore, the proposed setup prove experimentally that RF amplifier is not required if a good matching is achieved on RFI injection port for the tested ICs.
V. CONCLUSION
In this work a matched an symmetrical test PCB has been presented in order to characterize the RFI susceptibility at frequencies above 1 GHz. The system consists of minimizing the mismatching in all the stages of the injection path in order to simplify the overall experimental setup by not considering a RF Amplifier. Both electrical simulations and electromagnetic cosimulations validate the experimental results concerning measured impedances. Moreover, the method has been checked for the susceptibility impact into 2 commercial OpAmps by implementing a follower topology.
